



## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Yasuhisa SHIMAZAKI et al.

Appln. No.: 09/855,660

Group Art Unit:

Filed: May 16, 2001

Examiner: D. Chang

For: SEMICONDUCTOR INTEGRATED CIRCUIT HAVING HIGH-SPEED AND LOW-POWER LOGIC GATES WITH COMMON TRANSISTOR SUBSTRATE POTENTIALS, AND DESIGN DATA RECORDING MEDIUM THEREFOR

## PETITION FOR EXTENSION OF TIME

Commissioner for Patents Washington, D.C. 20231

Sir:

It is respectfully requested that the time now set for response be extended, retroactively, by one month. The required petition fee for a large entity is submitted If any further extension of time is required to avoid abandonment of this application, such extension is hereby requested. The Commissioner is hereby authorized to charge any fees under 37 C.F.R. §§ 1.16 and 1.17 that may be required by this paper to Deposit Account No. 50-1165. ifully su.

Mitchell W. Shapiro GY CENTER 2800

Reg. No. 31,568

CENTER 2800

Respectfully submitted,

MWS:sjk

Miles & Stockbridge P.C. 1751 Pinnacle Drive, Suite 500

McLean, Virginia 22102-3833

(703) 903-9000

February 18, 2003

02/21/2003 AWONDAF1 00000111 09855660

110.00 OP

03 FC:1251